Si4430/31/32-B1
Rev 1.1
5
LIST OF FIGURES
Figure 1. Si4430/31 RX/TX Direct-Tie Application Example .....................................................16
Figure 2. Si4432 Antenna Diversity Application Example .........................................................16
Figure 3. SPI Timing..................................................................................................................18
Figure 4. SPI TimingREAD Mode..........................................................................................19
Figure 5. SPI TimingBurst Write Mode ..................................................................................19
Figure 6. SPI TimingBurst Read Mode..................................................................................19
Figure 7. State Machine Diagram..............................................................................................20
Figure 8. TX Timing...................................................................................................................24
Figure 9. RX Timing ..................................................................................................................24
Figure 10. Frequency Deviation ................................................................................................28
Figure 11. Sensitivity at 1% PER vs. Carrier Frequency Offset ................................................29
Figure 12. FSK vs GFSK Spectrums.........................................................................................32
Figure 13. Direct Synchronous Mode Example.........................................................................35
Figure 14. Direct Asynchronous Mode Example.......................................................................35
Figure 15. Microcontroller Connections.....................................................................................36
Figure 16. PLL Synthesizer Block Diagram...............................................................................38
Figure 17. FIFO Thresholds ......................................................................................................41
Figure 18. Packet Structure.......................................................................................................42
Figure 19. Multiple Packets in TX Packet Handler....................................................................43
Figure 20. Required RX Packet Structure with Packet Handler Disabled.................................43
Figure 21. Multiple Packets in RX Packet Handler....................................................................43
Figure 22. Multiple Packets in RX with CRC or Header Error...................................................44
Figure 23. Operation of Data Whitening, Manchester Encoding, and CRC ..............................46
Figure 24. Manchester Coding Example...................................................................................46
Figure 25. Header .....................................................................................................................48
Figure 26. POR Glitch Parameters............................................................................................50
Figure 27. General Purpose ADC Architecture .........................................................................52
Figure 28. Temperature Ranges using ADC8...........................................................................54
Figure 29. WUT Interrupt and WUT Operation..........................................................................57
Figure 30. Low Duty Cycle Mode ..............................................................................................58
Figure 31. RSSI Value vs. Input Power.....................................................................................61
Figure 32. TX/RX Direct-Tie Reference DesignSchematic....................................................62
Figure 33. 20-Pin Quad Flat No-Lead (QFN) ............................................................................69
Figure 34. PCB Land Pattern ....................................................................................................70
相关PDF资料
5250AT43A200E ANTENNA CHIP 5.25GHZ WIFI
5250BL14B100T BALUN CERAMIC CHIP WIFI 5250MHZ
5250BL15B100E BALUN CERAMIC CHIP WIFI 5250MHZ
5325BL15B050E BALUN CERAMIC CHIP WIFI 5325MHZ
5512BL15B100E BALUN CERAMIC CHIP WIFI 5512MHZ
5775AT43A100E ANTENNA CHIP 5.77GHZ WIFI
5800BL15B100E BALUN CERAMIC CHIP WIFI 5800MHZ
A.01.C.301111 ANTENNA GPS 1575MHZ SCREW MNT
相关代理商/技术参数
4432-T-B1 C 470 功能描述:射频开发工具 Sngle Switch Antenna 4432 TRx Testcard RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
4432-T-B1 C 915 功能描述:射频开发工具 Sngle Switch Antenna 4432 TRx Testcard RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
4432-T-B1_B_470 制造商:Silicon Laboratories Inc 功能描述:EZ Radio PRO Development Kit Test Cards 制造商:Silicon Laboratories Inc 功能描述:TX/RX SPLIT 4432 REV B1 TRX TESTCARD 470 - Boxed Product (Development Kits)
4432-T-B1_B_915 制造商:Silicon Laboratories Inc 功能描述:EZRadio EZRadio PRO Development Kit Test Cards 制造商:Silicon Laboratories Inc 功能描述:TX/RX SPLIT 4432 REV B1 TRX TESTCARD 915 - Boxed Product (Development Kits)
4432-T-B1_C_470 功能描述:TXRX TESTCARD 4432 470MHZ REV B1 制造商:silicon labs 系列:* 零件状态:在售 标准包装:1
4432-T-B1_C_915 制造商:Silicon Laboratories Inc 功能描述:EZRadio EZRadio PRO Development Kit Test Cards 制造商:Silicon Laboratories Inc 功能描述:SINGLE SWITCH ANTENNA 4432 REV B1 TRX TESTCARD 915 - Boxed Product (Development Kits)
4432-T-B1B470 制造商:Silicon Laboratories Inc 功能描述:Split antenna Tx/Rx test card 470MHz
4432-T-B1B915 制造商:Silicon Laboratories Inc 功能描述:Split antenna Tx/Rx test card 915MHz